



INSIGHT SiP

DESIGN PROCESS



Board Design

Typical Lead Time for 1 loop : 7-9 weeks




SiP design

Typical Lead Time for 1 loop : 14-16 weeks

Let's examine the situation when the design is more complex!!!

→ More than 2 die, More than 400 connections


More than 5 large LGA, BGA components, More than 500 nets



Board Design


Typical Lead Time for 1 loop : 11-15 weeks


More than 2 die more than 400 nets Complex RF interactions





SiP design


Typical Lead Time for 1 loop : 14-22 weeks



















Schematic Only



Schematic only Simulation Results



Test Results



EM PCB layout + schematic + models Results




EM PCB layout + schematic+Models




Adjust model complexity for fit

- RF matching
- IPD/SMT split
- Schematic with split
- BoM finalized
- Stack up finalized




Simulation results for the balun alone for variant B (50/70 ohm) are shown below:




The balun has also been simulated with their matching circuit and components. In order to verify the bandwidth and sensitivity it has been assumed that the match is to $70 + j7$.

The physical stack-up is shown below:



- Compare SMT schematic, pinouts, layout,
 - Supplier data
 - ADS data base
 - Allegro/mentor data base

2.6 Triquint SPDT switch TQS5200
 This switch is housed in an ultra slim $2 \times 1.3 \times 0.6$ mm package.
 The data sheet shows the pin out as viewed from above:




Pin Assignments


Pin	Signal	Description
1	IN1	RF Input 1
2	IN2	RF Input 2
3	OUT1	RF Output 1
4	OUT2	RF Output 2
5	CTRL1	RF Control 1
6	CTRL2	RF Control 2

The symbol in the ADS data base is linked to the layout. In order to check consistency a test design was made as shown below. The ports were connected initially in the layout and transferred to the schematic to check the connectivity.

ADS test schematic:




The corresponding layout is shown below:




The device footprint has been derived from the application note suggested footprint for the SLIMT package (Triquint document appno3506). It may be noted that the data ground pads do not extend beyond the component since the vias are within the area SLTCC capability. The pad length has been reduced in order to reduce the overall footprint area needed for the device in the module.

iii. Suggestor SLIMT PCB Footprint - With Vias




- RF Design of IPD/LTCC or other
- RF simulation of Laminate/LTCC
- Yield Analysis
- Layout of IPD/LTCC
- Layout of Laminate
- EM Coupling RF to BB and RF to DC
- GDSII and Gerber files
- Design Report

RV1 VCC_RF DECOUPLING C7



DETAIL BURIED RF FUNCTIONS




- System test
 - CMU200 or alternative (Project specific)

- RF testing
 - RS ZVM
 - SMIQ/AMIQ vector signal generators
 - Cascade Probe station
 - Spectrum/modulation Analyser MXA with VSA incorporated for 3G/GSM

Features overview

Find here information about ...



Purpose built Cal Kit for VNA

THANK YOU

WWW.INSIGHTSIP.COM

To contact us:

mailto: rfipsales@insightsip.com

Tel : +33 (0) 607 771 474 / +33 (0) 678 559 519