


(P0.03/AIN1 to Vbat for batterie level)

Sheet Title: <b>ISP3010_UX_TG_C Schematic</b>		
Project Name: <b>ISP3010_UX_TG_C.PrjPCB</b>	Revision: <b>R0</b>	 <b>Insight SIP</b> Greenside 400 avenue Roumanille - BP309 06906 Sophia Antipolis Cedex France
Size: <b>A4</b>	Project ref :	
Date: <b>4/17/2019</b>	Drawn by: <b>Pascal CIAIS</b>	
File: C:\Data\Altium\ISP3010\ISP3010_TB05_Tag\ISP3010_UX_TG_C.SchDoc		